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   1 Abstract-The CLLC resonant converters are drawing more 
and more attention for their superiority in soft switching, wide 
output range and symmetrically bidirectional operation. 
However, CLLC converter still suffers the problems of 
unsatisfactory voltage regulation and low efficiency under light-
load conditions. Therefore, this paper proposes an optimization 
for extended phase-shift (EPS) control in full-bridge CLLC 
resonant converter to improve the light-load efficiency. In order 
to study the relations between phase-shifts of EPS control and 
converter efficiency, a detailed circuit model is first established to 
solve the voltage gain, time-domain expressions of main circuit 
variables and root mean square (RMS) values of resonant 
currents. Then, a comprehensive loss evaluation is conducted by 
calculating and analyzing the main power losses, including 
conduction loss, switching loss and core losses of magnetic 
components. Besides, zero voltage switching (ZVS) conditions of 
primary and rectifier switches are derived to define the range of 
soft switching. Finally, based on these analyses, the optimal 
combination of phase-shifts for EPS control is determined to 
achieve the maximum conversion efficiency of full-bridge CLLC 
converter at light-load conditions. The validity of the proposed 
optimized EPS control is verified on a 18~25V/400V, 200W GaN 
based CLLC resonant converter prototype. 
Index Terms—CLLC resonant converter, extended phase-shift 
control, light-load efficiency, power loss evaluation, optimization. 
 
I.  INTRODUCTION 
 
In recent years, with the rapid development of battery 
chargers, electric vehicles, uninterrupted power supplies 
(UPSs), renewable energy sources, energy storage systems, 
telecom and information systems, aviation power systems, etc., 
bidirectional DC-DC converters become an important link to  
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Fig. 1.  Typical applications of bidirectional DC-DC converters [1]. 
interface between a high-voltage DC bus and a low-voltage 
DC bus, where energy generation devices like a photovoltaic 
array, and energy storage devices, such as a battery or a super-
capacitor, are respectively installed [1-8] , as shown in Fig. 1. 
For batteries or super-capacitors, their voltages usually vary 
with the state-of-charge, which requires the bidirectional DC-
DC converters to provide a relatively wide output range. 
Besides, to meet the safety and reliability standards while 
maintaining the flexibility and maneuverability of power 
systems, galvanic isolation with a high-frequency transformer 
is often required [1, 3, 9].  
Among plenty of isolated bidirectional DC/DC converters, 
dual active bridge (DAB) is one of the most commonly used 
topologies because of its bidirectional operation capability, 
ease of achieving soft-switching and symmetric structure [2]. 
Nevertheless, the circulating current gets higher when the 
input and output voltages do not match, leading to a rapid 
decrease of efficiency [2, 5]. Besides, the soft-switching 
region becomes limited under light-load conditions [2, 10]. 
LLC resonant converters can regulate the output voltage under 
wide load variations with a relatively small range of switching 
frequency. Zero voltage switching (ZVS) of primary switches 
and zero current switching (ZCS) of secondary switches could 
also be achieved for a wide operating range, resulting in high 
power conversion efficiency [11]. However, conventional 
LLC converter can only operate in one direction. CLLC 
(capacitor-inductor-inductor-capacitor) resonant converter, 
composed of two full-bridges and a symmetrical resonant tank 
containing two pairs of resonant inductors and resonant 
capacitors as shown in Fig. 2, has become a promising 
topology in virtue of its soft switching characteristics, wide 
output range and bidirectional operation [9]. Moreover, using 
emerging wide bandgap devices, CLLC resonant converter 
can increase the switching frequency and achieve higher 
power density with integrated magnetics [5], [12, 13]. 
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Fig. 2.  Topology of full-bridge CLLC resonant converter. 
With the explosive demands of electric power in the above 
applications, the efficiency requirement of power conversion 
is getting higher and higher, which is not only focused on the 
heavy load but also on the light load [14]. Hence, it’s 
necessary and important to improve the light-load efficiency 
of bidirectional CLLC resonant converters. CLLC resonant 
converter faces similar light-load problems of low efficiency 
and unsatisfying voltage regulation as LLC converters [15-17], 
especially at high operation frequency. Conventionally, the 
output voltage of CLLC converter is regulated by modulating 
the switching frequency, i.e. Pulse Frequency Modulation 
(PFM) [9]. As presented in Fig. 3, the voltage gain of CLLC 
converter under light-load conditions rises with the increase of 
frequency over resonant frequency, while normally the gain 
should drop with increasing frequency in this region. As a 
result, the converter could get out of control in the closed loop 
operation and the switching frequency is adjusted approaching 
the upper limit, resulting in extremely high switching loss and 
severely lowering the power conversion efficiency. 
To regulate the output voltage and improve the efficiency of 
resonant converters under light-load conditions, many control 
methods have been proposed [14-22]. Burst control [14, 18-22] 
is an effective way to adjust the voltage gain and raise the 
light-load efficiency by switching the converter between on 
and off state. The performance of hysteresis burst control for 
LLC converter greatly depends on the select of hysteresis band 
[19]. Wide band induces a large output voltage ripple 
requiring additional filter design, while small band results in a 
limited burst efficiency. Optimal trajectory control proposed 
in [14] optimizes the efficiency of burst mode with a three-
pulse switching pattern, yet high performance FPGA 
controller and complex analog circuit are required, making it 
difficult to be implemented in practice. A simplified optimal 
trajectory control is presented in [20] to achieve the 
implementation of adaptive burst control in low cost 
microcontrollers. However, the switching patterns are still 
quite complicated. [22] adopts an energy feedback control 
using synchronous rectifiers (SRs) during the off time of burst 
control. The SR bridges are controlled ahead of the primary 
bridges, delivering the energy from load to source and 
reducing the output voltage, but the phase-shift of SRs should 
be optimized to balance the voltage regulation capacity and 
efficiency. [23] regulates the light-load voltage by extending 
the turn-on time of SRs, which generates a negative current 
feeding back the power to source. The limitation of this 
method is that the extension of turn-on time is restricted by 
half switching cycle, making it non-effective under extreme 
light-load conditions. In [24], A PWM control strategy for 
LLC converters is proposed to enlarge the output range 
 
Fig. 3.  Voltage gain curve of full-bridge CLLC resonant converter using PFM 
control (obtained by sweeping frequency experiment on our designed CLLC 
converter prototype). 
through varying the duty ratio of gate signals, while the duty 
ratio is restrained by ZVS requirements, which further limits 
the voltage gain. An asymmetric pulse-width modulation is 
adapted in a half-bridge LLC resonant converter to reduce the 
core losses of transformer at light-load [25]. Nevertheless, this 
method aims at voltage doubler rectifier and smaller duty 
cycle leads to larger turn-off loss and inductor core loss.   
Compared with the methods above, phase-shift control is a 
relatively effective and simple way to improve the light-load 
efficiency for full-bridge LLC converters [26, 27]. [26] 
changes the light-load output voltage by regulating the phase-
shift between two legs of the primary bridge, yet the losses are 
not considered and the overall efficiency is not optimized. [27] 
calculates comprehensively the power losses of phase-shift 
control and determines the optimal duty ratio adaptive to 
different load conditions. However, these research are mostly 
focused on the unidirectional LLC converters. For 
bidirectional full-bridge CLLC converters, the performance of 
phase-shift control depends on not only the injection of phase-
shift in primary full-bridge, but also the phase-shift of rectifier 
switches. Hence, the combination of phase-shifts needs 
optimizing to maximize the overall efficiency. 
This paper employs an optimized extended phase-shift (EPS) 
control for full-bridge CLLC resonant converter to regulate 
the output voltage and improve the efficiency under light-load 
conditions. The EPS control introduces an inner phase-shift 
between primary legs and an outer phase-shift between 
primary and secondary bridges, as defined in dual active 
bridge (DAB) [2]. A detailed circuit model is first established 
to derive the voltage gain, time-domain expressions of main 
circuit variables and RMS values of resonant currents under 
EPS control. Then the overall power losses, including the 
losses of switches and core losses of magnetic components, 
are computed and analyzed under different inner and outer 
shifted phases. Through the comprehensive loss analysis, it 
can be drawn that the CLLC resonant converter has the 
minimum total power loss when the outer phase-shift is 
around the half of the inner phase-shift, and achieves the 
maximum efficiency with the outer phase-shift equal to the 
half of the inner phase-shift. Moreover, the conclusion about 
the optimal ratio between the inner and outer phase-shifts is 
determined by the operating principles and characteristics of 
EPS control method and is supposed to be valid for full-bridge 
CLLC resonant converters with different parameters using 
different power semiconductors. To verify the correctness of 
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the analysis and conclusion, a 21.5V/400V, 200W GaN based 
CLLC resonant converter prototype is built and tested. 
This paper is organized as follows. Section II describes the 
operation principles of EPS control in the full-bridge CLLC 
converter and presents a detailed circuit modeling, calculation 
and analysis. In Section III, the comprehensive power losses 
are evaluated, and the optimal phase-shifts of EPS control are 
determined. Section IV gives the experimental results and 
conclusions are drawn in Section V. 
 
II. OPERATION PRINCIPLES AND DETAILED MODELING OF 
FULL-BRIDGE CLLC RESONANT CONVERTER WITH EPS 
CONTROL 
 
In this section, the concept and operation principles of EPS 
control are first presented. Then the main operational            
stages are modelled, and the voltage gain, RMS values of two 
resonant currents are calculated and analyzed based on 
different combinations of inner and outer phase-shifts. 
A. Operation principles of EPS control in full-bridge CLLC 
converter 
The circuit configuration of full-bridge CLLC resonant 
converter is shown in Fig. 2, and the key waveforms are 
illustrated in Fig. 4. VL is the low voltage input, VH is the high 
voltage output and vH is the instantaneous output voltage. vab 
and vcd are the mid point voltages of primary and secondary 
full-bridges, and vLm is the voltage of magnetizing inductance. 
ir1 and ir2 are respectively resonant currents of resonant 
inductor Lr1 and Lr2. iLm is the magnetizing current of the 
transformer and irec is the output current of rectifier full-bridge. 
n is the turns ratio of the transformer. In EPS control, the inner 
phase-shift D1Tr is added for the primary leg of S2 and S4, 
making this phase leg lagging behind S1 and S3. The rectifier 
bridge S5-8 are also controlled behind S1 and S3 with an outer 
phase-shift D2Tr. Since the operational principles of two half 
cycles are symmetrical, only a half cycle is explained in detail. 
According to the switching patterns of S1-S8, each half 
switching period can be divided into three operation modes, 
and the circuit diagram of each mode is presented in Fig. 5. 
The time durations of three modes are defined as follows:  
  1 1 0 1 2 2 1 2 3 3 2 1 2
1
, ,
2 r r r




            
 (1) 
where Tr is the resonant period, D1 is the ratio of inner phase-
shift, D2 is the ratio of outer phase-shift, T1, T2, T3 are time 
durations of three operation modes. 
Mode I (t0 – t1): Before t0, S1 and S2 are on and vab = 0. At t0, 
S2 is turned off. The negative ir1 makes S4 conduct reversely 
and discharges the output capacitance of S4, creating the ZVS 
condition for its switching on. Then, vab increases to VL. After 
the dead-time, S4 is turned on and ir1 rises across zero. vab 
remains at VL. Lr1 and Cr1 resonate, transferring the input 
power to the output, and the resonant current ir1 is close to a 
sine. Hence ir1 can be approximately written in a sinusoidal 
form as (2). Because S5 and S8 are on-state during this period, 
vcd equals VH. The voltage of magnetizing inductance vLm can 
be approximated as VL since the voltage drop across Lr1 and 
 
Fig. 4.  Key waveforms of CLLC resonant converter using EPS control. 
 
Fig. 5. Circuit diagram of different operation modes. 
Cr1 is close to 0 due to their resonance. The magnetic current 
iLm can be considered linearly increasing with a slope of VL/Lm 
as (3) [27]. The voltage of Lr1 can be obtained by (4). 
1 0
1 1 0 0 0
( )
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( )






i t i t t t i t t t
L L
        (3) 
Authorized licensed use limited to: Aalborg Universitetsbibliotek. Downloaded on March 09,2020 at 13:18:33 UTC from IEEE Xplore.  Restrictions apply. 
0885-8993 (c) 2019 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPEL.2020.2978419, IEEE
Transactions on Power Electronics
IEEE POWER ELECTRONICS REGULAR PAPER/LETTER/CORRESPONDENCE 
1 1 0 0 1 0 0
( ) ( ) cos ( ) Z ( )sin ( )
r r
H
L L C r r r r
V




      
 
  (4) 
where ωr is the resonant frequency, Zr= 1 1r rL C  is the 
resonant impedance, Lm is the magnetizing inductance. 
Mode II (t1 – t2): At t1, S1 is turned off. S3 is softly switched 
on after the output capacitance discharge during the dead-time, 
forced by the positive ir1. Then vab falls to 0, while vcd is still 
VH. Since the resonant tank is symmetric, the resonant 
impedances of Lr1, Cr1 and Lr2, Cr2 are the same with the 
secondary side of transformer equivalent to the primary side. 
Hence, the voltage drops across Lr1, Cr1 and across Lr2, Cr2 are 
both equal to -VH/(2n), and the voltage vLm across the 
magnetizing inductance changes to VH/(2n). During this period, 
Lr1 and Cr1 no longer resonate. The negative voltage on Lr1 
induces the resonant current ir1 to decrease approximately 
linearly as (5), and iLm keeps increasing with the slope of 
VH/(2nLm) as (6). 
 
1 1
1 1 1 1
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Mode III (t2 – t3): At t2, S5 and S8 are turned off and vcd 
drops to –VH due to the reverse conduction of S6 and S7 in the 
dead-time. Because S3 and S2 are kept at on state, vab remains 
zero. Similar to mode II, the voltage drops across Lr1, Cr1 and 
across Lr2, Cr2 are both equal to VH/(2n), and vLm decreases to 
−VH/(2n). Therefore, ir1 rises as (7) under the positive voltage 
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B. Calculation of voltage gain and RMS values of resonant 
currents 
The voltage gain and RMS values of two resonant currents 
of full-bridge CLLC converter using EPS control can be 
derived based on the modeling in part A.  
The averaging output current Io can be calculated as follows: 




2 3 2 3
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where Iin is the average value of input current. 
Since the operation principle is symmetric per half period, 
the capacitor voltage vCr1 has opposite values at t0 and t0+Tr/2, 
which is expressed as (10). 
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From (9) and (10), vCr1(t1) can be obtained by cancelling the 
variable Iin as (11). 
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By using the voltage expression of Lr1 in (4), vCr1 at t1 can 
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Similarly, the waveform of resonant current ir1 is negatively 
symmetrical over two half cycles as well. Hence, ir1(t0) equals
－ ir1(t3), as shown in (13), where ir1(t3) can be substituted 
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By further substituting ir1(t1) according to (2), equation (13) 
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  (14) 
To facilitate the calculation, a practical approximate 
condition is proposed: the time instant tx of zero crossing of ir2 
is approximately a quarter of switching cycle from the rising 
edge of vGS5,8 at light-load conditions, as given in (15). 
 3 1, ( ) ( )
4 m
r
x d r x L x
T
t T T i t i t      (15) 
where Td is the period of dead-time. 
By utilizing the expressions (2)-(3) of ir1 and iLm of mode I, 
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where Im0 is the absolute value of magnetizing current iLm at t0 
and can be derived according to (3), (6), (8) as follows: 
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Combining and reorganizing (11)-(12), (14) and (16), a 
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Consequently, by calculating the inverse matrix of A, the 
solution of the above matrix equation is x=A-1b. With x solved, 
the values of four variables ir1(t0), vCr1(t0), vCr1(t1), VH are 
known, and the time-domain piecewise numerical expressions 
of two resonant currents can be obtained according to 
equations (2)-(8). 






    (20) 
And the RMS values of two resonant currents, Ir1_RMS and 
Ir2_RMS are respectively calculated using time-domain 
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  (21) 
To study the influences of D1, D2 on the voltage gain and 
RMS of resonant currents, different values of D1 and D2 are 
substituted into the matrix equation (18)-(19) to solve G, 
Ir1_RMS and Ir2_RMS. Fig. 6 shows the time-domain waveforms of 
ir1 and ir2 in a half switching cycle with D1=0.12, 
D2=0.03~0.09 at 20% load. It can be observed that when D2 
deviates from 0.5D1, the magnitudes of ir1 increases. For ir2, its 
smallest magnitude is distributed at D2 close to 0.5D1. 
The relationships between Ir1_RMS, Ir2_RMS and D1, D2 under 
20% load are respectively demonstrated in Fig. 7 and Fig. 8. 
For a certain value of D1 between 0~0.2, Ir1_RMS always gets 
minimum at D2=0.5D1 and increases with the deviation of D2 
from 0.5D1, while the minimum value of Ir2_RMS appears at 
D2<0.5D1. Since Ir1_RMS is much larger than Ir2_RMS, the 
conduction loss of primary switches dominates the whole 
conduction loss which also gets its lowest value around 
D2=0.5D1. 
The voltage gain of CLLC converter using EPS control at 
20% load is depicted in Fig. 9. The gain decreases with the 
rise of D1. For a certain D1, when D2 increases, the voltage 
gain first augments and then falls. 
 
Fig. 6.  Half cycle waveforms of resonant currents with D1=0.12, 
D2=0.03~0.09 at 20% load. (a) ir1. (b) ir2. 
 
Fig. 7.  Relationship between Ir1_RMS and D1, D2 under 20% load. (a) D1-D2-
Ir1_RMS view. (b) D1-D2 view. 
 
Fig. 8.  Relationship between Ir2_RMS and D1, D2 under 20% load. (a) D1-D2-
Ir2_RMS view. (b) D1-D2 view. 
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Fig. 9.  Voltage gain of CLLC converter using EPS control under 20% load. 
 
III. LOSS ANALYSIS FOR PHASE-SHIFT OPTIMIZATION OF 
EPS CONTROL 
 
For EPS control in full-bridge CLLC converter, the inner 
phase-shift D1Tr is modulated by the closed loop control to  
achieve the objective voltage, while the outer phase-shift D2Tr 
greatly influences the ZVS performance and efficiency of 
CLLC converter. In order to select the optimal outer ratio D2 
to get the maximum efficiency, the main power losses are 
evaluated and analyzed based on different values of D2. 
Besides, the range of ZVS is also discussed. The parameters of 
the experimental prototype are used in the following analysis, 
as listed in Table I. 
TABLE I 
PARAMETERS OF THE EXPERIMENTAL PROTOTYPE 
 
Parameter value Parameter Value 
VL 21.5V fr 400kHz 
Lr1 0.0877μH  Lr2 31.7μH 
Cr1 1.8μF  Cr2 5nF 
T 
Core E32/6/20 n 19 
NP : NS 1 : 19 
Lr2 
Core EQ20/6.3/14 
Lm 0.4385μH N2 13.5 
Ae 130mm2 Ae2 59mm2 
























A. Conduction loss 
The conduction loss of the primary and rectifier switches is 
given in (22). 
 2 21_ _ 2 _ _2 2cond r RMS dson L r RMS dson HP I R I R    (22) 
where Rdson_L and Rdson_H are respectively the on-resistances of 
low voltage and high voltage side switches. Since the low 
voltage side switch is consisted of two parallel GaN devices, 
Rdson_L represents the total on-resistance. Ir1_RMS and Ir2_RMS are 
calculated using (21) based on the circuit modeling in section 
II. The conduction losses of transformer and resonant 
inductors is negligible, because according to Dowell’s model 
[28-30], the calculated ac resistances of windings are 
relatively small, as shown in Table. I. 
B. Turn-off switching loss 
Assuming that ZVS is achieved for primary and rectifier 
switches, only turn-off loss is considered. As shown in Fig. 4, 
S1 is turned off at t1, S4 is turned off at t3 and S5,8 are switched 
off at t2.  Considering the energy exchange of output capacitor 
during the turn-off process [27, 31] as illustrated in Fig. 10, 
the turn-off current ioff1 of S1 at t1 is equal to the difference 
between the resonant current ir1 at t1 and the discharging 
current idis3 of drain-source capacitance COSSL of S3 [27, 31].  
 
1 1 1 1 3 1 1 _
( ) ( ) ( )
off r dis r OSSL L f L
i t i t i i t C V t      (23) 
where COSSL=140pF is the output capacitance of low voltage 











   (24) 
where Rg_L is the gate resistance of S1, Qgd_L is the gate-drain 
charge of S1 and Vgs,miller_L is Miller plateau voltage of S1. 
Assuming that the turn-off current ioff1 of S1 is linearly 
decreased and the drain-source voltage vds1 of S1 is also 
linearly increased, the turn-off loss of S1 can be derived 
through an integral during the turn-off time: 
 1 _ _
1
1 1 1 1 1 1 20
1 1
( ) ( ) ( )
f L f L
t t t
off off ds offt
r r
P i t v t dt i t k t k tdt
T T

       (25) 
where k1 and k2 are respectively the slopes of ioff1(t) and vds1(t): 
 
1 21 1 _ _
,( )
off f L L f L
k ki t t V t    (26) 
Hence, the turn-off loss of S1 is finally written as below [27, 
31]: 




off r OSSL L f L L f L r
P i t C V t V t f    (27) 
The turn-off losses of the rest switches can be calculated 
similarly as Poff1 of S1. Since the low voltage side switch is 
consisted of two parallel GaN devices, the turn-off losses of 
low voltage full-bridge Poff_L and high voltage full-bridge 
Poff_H can be respectively expressed as: 
_ 1 1 _ _ 1 0 _ _
_ 2 2 _ _
2 2





off L r OSSL L f L L f L r r OSSL L f L L f L r
off H r OSSH H f H H f H r
P i t C V t V t f i t C V t V t f
P i t C V t V t f




where COSSH=17pF is the output capacitance of high voltage 
side switch and tf_H is the turn-off time of high voltage side  
 
Fig. 10. Turn-off process of switch S1. 
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switch. ir1(t0), ir1(t1) and ir2(t2) can be obtained through the 
time-domain numerical expressions (2)-(8) of resonant 
currents. 
Then the total turn-off loss is： 
 _ _off off H off LP P P    (29) 
C. Core loss of the transformer 
The calculation of the transformer core loss is based on the 
improved generalized Steinmetz equation (IGSE) [32]. Since 
the waveforms of vLm in two half cycles are symmetric, the 








2 rt T Te
core T i Tt
r
dB tV




    (30) 
















  (31) 
where Ve is the volume of the transformer core, K, α, β are 
coefficients determined by characteristics of the magnetic 
material, ΔBT is the peak-to-peak magnetic induction and 
dBT/dt is the changing rate of magnetic induction. 














    (32) 
where NP represents the turns of primary windings and Ae is 
the effective cross-sectional area of the transformer. 






































  (33) 
D. Core loss of the external resonant inductor 
Since the value of Lr1 is quite small, Lr1 is realized by one 
turn of litz wire without using a magnetic core. The core loss 
of the external resonant inductor Lext2 can be similarly 
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    (34) 
where the peak-to-peak magnetic induction ΔBLext2 and the 
changing rate of magnetic induction dBLext2/dt are supposed to 
be derived based on the external inductance Lext2, instead of 
the whole resonant inductance Lr2 [27, 32] as follows: 
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2 2
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  (35) 
With the results above, the total power loss is written as: 
 
2_ _ extloss cond off core T core L
P P P P P      (36) 
And the overall efficiency of CLLC converter using EPS 













  (37) 
From the expression of η, it can be noted that the efficiency 
is not only determined by the value of power loss, but also 
influenced by the voltage gain. 
To give an intuitive illustration of the relation between 
efficiency η and outer ratio D2, Fig. 11 and Fig. 12 describe 
the power loss distribution and the efficiency curve under 10% 
and 20% load with D1=0.12 and D2=0.04~0.08. It can be 
observed that the inductor core loss and turn-off switching loss 
are relatively small compared with the core loss of transformer 
and the conduction loss. The core loss of transformer varies 
little with different D2, while the conduction loss first gets 
reduced and then augments, varying in consistence with the 
change of Ir1_RMS as aforementioned. Hence, the changing 
 
Fig. 11.  Power loss distribution and efficiency curve (D1 = 0.12, D2 = 0.04~0.08, 10% load). 
 
Fig. 12.  Power loss distribution and efficiency curve (D1 = 0.12, D2 = 0.04~0.08, 20% load). 
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trend of the overall power loss with D2 is mainly determined 
by the variation of conduction loss, which means that the 
CLLC converter using EPS control has the minimum total 
power loss around D2=0.5D1 and the maximum efficiency is 
achieved at D2=0.5D1.  
E. ZVS conditions 
To achieve the ZVS of all switches, the sign requirements 
of resonant currents should first be satisfied. ir1 should be 
negative during the dead-time t0~t0+Td (i.e. positive during 
t3~t3+Td) to discharge the output capacitances of S1 and S4, and 
is supposed to be positive between t1~t1+Td to ensure the ZVS 
of S2 and S3. To achieve the soft switching of rectifier switches 
S5-8, ir2 should be negative during the dead-time t2~t2+Td. 
Moreover, the resonant currents must be large enough to fully 
discharge the output capacitances of the switches before they 
are turned on. Since the resonant currents are approximately 
linear and monotonic during the dead-time periods, the ZVS 
region can be restricted by judging the sign and value of 
resonant currents at the start and end instants of the dead-times. 
Hence, these ZVS conditions can be summarized as below: 
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  (38) 
where COSSL and COSSH are respectively the output capacitances 
of primary and rectifier switches, Td is the period of dead-time. 
Fig. 13 shows the ZVS region under 10% load with 
different D1 and D2, according to the calculated result of (39). 
For a certain value of D1, the range of ZVS is always 
distributed around D2=0.5D1. 
As a result, it can be concluded that the optimized phase-
shift combination for EPS control in CLLC converter is 
keeping D2=0.5D1, where the CLLC converter gets the 
maximum efficiency with ZVS achieved. This conclusion of 
the optimal ratio between D2 and D1 is determined by the 
operating principles and characteristics of EPS control method 
and is supposed to be valid for full-bridge CLLC resonant 
converters with different parameters using different power 
semiconductors. 
 
IV. EXPERIMENTAL VERIFICATIONS 
 
To confirm the correctness of the above analysis and 
conclusion, a 18~25V/400V, 200W full-bridge CLLC 
converter prototype is designed and built as shown in Fig. 14, 
with the main parameters listed in Table I. GaN devices 
GS66502B and GS61004B are respectively utilized as the 
high voltage side switches and the low voltage side switches 
to increase the resonant frequency and achieve higher power 
density with reduced and integrated magnetics. 
 
Fig. 13.  ZVS region under 10% load. 
 
Fig. 14.  Experimental prototype. 
A. Open-loop experiments 
First, open-loop experiments are conducted with different 
values of D1 and D2 to observe their influences on ZVS 
characteristics, voltage gain, resonant currents and efficiency 
of CLLC converter.  
The ZVS conditions are firstly verified by experiments. Fig. 
15 shows the EPS waveforms under 10% load with D1=0.08 
and D2=0.026, 0.04, 0.062. It can be seen that ZVS of primary 
switches is achieved at D2=0.04, yet lost at D2=0.026 and 
0.062. This result is in accord with the derived distribution of 
ZVS region shown in Fig. 13, where D2=0.026 and 0.062 are 
located in the No ZVS Region and D2=0.04 is distributed in 
the ZVS Region. Fig. 16 presents the waveforms of EPS 
control under 10% load with D1=0.16 and D2=0.062, 0.08, 
0.115. Similarly, the primary switches are softly switched at 
D2=0.08, and hard switched at D2=0.062 and 0.115, which is 
also consistent with the calculated ZVS distribution in Fig. 13, 
proving the validity of the ZVS conditions.  
Then, the calculated resonant currents based on circuit 
modeling are verified by experimental waveforms. Fig. 16 
shows the comparison of experimental and analytical current 
waveforms of EPS control under 10% load with D1=0.16 and 
D2=0.062, 0.08, 0.115. It is illustrated that the calculated 
resonant currents are highly consistent with the experimental 
waveforms under different D2, demonstrating the correctness 
of the analytical time-domain expressions of resonant currents. 
Both in Fig. 15 and Fig. 16, the magnitudes of resonant 
current ir1 at D2≠0.5D1 are much larger than the magnitude of 
ir1 at D2=0.5D1. Fig. 17 (b, c) shows the experimental results 
of RMS values of resonant currents Ir1_RMS and Ir2_RMS, as well 
as turn-off currents using EPS control in CLLC converter, 
with D1 = 0.08 and D2 = 0.01~0.08 at 10% load. Ir1_RMS has the 
minimum value at D2=0.5D1, and Ir2_RMS gets larger when D2  
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Fig. 15.  EPS waveforms under 10% load with D1=0.08 and different D2. (a) 
D2=0.026. (b) D2=0.04. (c) D2=0.062. 
increases. Fig. 18 (b, c) gives the similar experimental results 
with D1 = 0.08 and D2 = 0.01~0.08 at 30% load. Since the load 
gets heavier, Ir1_RMS and Ir2_RMS are both slightly larger than 
their values at 10% load. Fig. 19 (b, c) presents the 
experimental results of currents with D1 = 0.16 and D2 = 
0.06~0.12 at 10% load. Larger D1 leads to higher values of 
Ir1_RMS and Ir2_RMS. According to these results, it can be drawn 
that under different D1 and load conditions, Ir1_RMS always gets 
the minimum at D2=0.5D1, and Ir2_RMS gets larger with the 
increase of D2, which also verifies the calculated variation of 
Ir1_RMS and Ir2_RMS in Fig. 7 and Fig. 8. 
The gain curve with changing D1 and D2 under different 
load conditions are depicted in Fig. 17~19 (a). When the load 
gets heavier, the voltage gain becomes lower with the same D1. 
Under the same load conditions, larger D1 leads to a greater 
gain reduction. The variation of output voltage gain is not as 
ideal as the calculation in Fig. 9 due to the influences of output 
capacitances of switches, but it has little impact on the 
changing rule of efficiency.  
Moreover, the comparisons of experimentally measured 
efficiency and calculated efficiency based on loss analysis 
under the three cases in Fig. 17~19 are shown in Fig. 20. The 
power conversion efficiency gets higher under heavier load 
conditions and becomes lower with larger D1, while the 
highest efficiency is always reached at D2=0.5D1. Under 
different D1, D2 and load conditions, the calculated 
efficiencies always approach the measured efficiencies, which 
not only verifies the power loss analysis and efficiency 
calculation in section III, but also effectively proves the  
 
Fig. 16.  Experimental and analytical EPS waveforms under 10% load with 
D1=0.16 and different D2. (a) D2=0.062. (b) D2=0.08. (c) D2=0.115. 
 
Fig. 17. Experimental results of EPS control with D1 = 0.08, D2 = 0.01~0.08 at 
10% load. (a) G. (b) Ir1_RMS, ioff1,3 and ioff2,4. (c) Ir2_RMS and ioff5-8. 
 
Fig. 18. Experimental results of EPS control with D1 = 0.08, D2 = 0.01~0.08 at 
30% load. (a) G. (b) Ir1_RMS, ioff1,3 and ioff2,4. (c) Ir2_RMS and ioff5-8. 
 
Fig. 19. Experimental results of EPS control with D1 = 0.16, D2 = 0.06~0.12 at 
10% load. (a) G. (b) Ir1_RMS, ioff1,3 and ioff2,4. (c) Ir2_RMS and ioff5-8. 
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Fig. 21.  The block diagram of the EPS control system. 
conclusion that the CLLC converter achieves maximum 
efficiency at D2=0.5D1. 
B. Closed-loop experiments 
Closed-loop experiments are also conducted to compare the 
performances of EPS control with different combinations of 
D1 and D2, as well as PFM control. The block diagram of the 
EPS control system is presented in Fig. 21. In EPS control, the 
switching frequency is kept at resonant frequency. The inner 
phase-shift ratio D1 is modulated by the output voltage loop to 
achieve the reference voltage. The outer phase-shift ratio D2 is 
set equal to 0.5D1 and 0.44D1 respectively in the two sets of 
experiments. In PFM control, the switching frequency is 
directly adjusted by the voltage loop. 
Fig. 22 and Fig. 23 present the comparative closed-loop 
experimental results of D2=0.44D1 and D2=0.5D1 at 20% and 
5% load. The peak-to-peak value and RMS value of resonant 
current ir1 under D2 = 0.44D1 are both obviously larger than 
those of D2=0.5D1. Also, ZVS of primary switches is not 
achieved when D2 equals 0.44D1.  
Furthermore, Fig. 24 makes a comparison of optimized EPS 
control and PFM control at 70% load. EPS control always 
maintains the operation frequency at resonant frequency, 
while PFM control increases the switching frequency to 
modulate the output voltage. The steady state operation 
frequency of PFM is 637.6kHz, which is much higher than the 
resonant frequency, leading to the loss of soft switching and 
large switching loss. Therefore, PFM has much lower 
efficiency than the optimized EPS control with D2=0.5D1. 
The measured efficiency of EPS control with D2=0.44D1 
and D2=0.5D1 over entire load conditions and PFM control at  
 
Fig. 22.  Comparative closed-loop experiment results of EPS control at 20% 
load. (a) D2=0.44D1. (b). D2=0.5D1. 
 
Fig. 23.  Comparative closed-loop experiment results of EPS control at 5% 
load. (a) D2=0.44D1. (b). D2=0.5D1. 
 
Fig. 20. Experimental and calculated efficiency of EPS control. (a) D1=0.08, D2=0.01~0.08, 30% load. (b) D1=0.08, D2=0.01~0.08, 10% load. (c) D1=0.16, 
D2=0.06~0.12, 10% load. 
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Fig. 24.  Comparative closed-loop experimental results at 70% load. (a) 
Optimized EPS control with D2=0.5D1. (b) PFM control. 
 
Fig. 25.  Measured efficiency of PFM and EPS control with D2=0.44D1 and 
D2=0.5D1. 
heavy load conditions are shown in Fig. 25. It is demonstrated 
that the efficiency of optimal EPS control with D2=0.5D1 is 
apparently higher than the efficiency of D2=0.44D1, especially 
at light-loads. Moreover, at heavy load conditions, EPS 
control also performs better efficiency than PFM control, since 
the adjusted switching frequency of PFM greatly exceeds the 
resonant frequency resulting in large switching loss. When the 
load is below 70%, PFM cannot even regulate the voltage to 
the reference due to the monotonically increasing gain 
characteristic in the operation frequency range. 
 
V. CONCLUSIONS 
To improve the light-load efficiency of full-bridge CLLC 
resonant converters, this paper proposes an optimization for 
EPS control to select the optimal and practical combination of 
inner and outer phase-shifts. First, the voltage gain, RMS 
values of resonant currents, as well as the time-domain 
expressions of main circuit variables of EPS control are 
derived through a detailed circuit modeling and computation. 
Based on these results, the main power losses including 
conduction loss, switching loss and core losses of magnetic 
components are calculated, and the range of ZVS are solved. 
Through the comprehensive loss analysis, it is concluded that 
when the outer phase-shift equals the half of the inner phase-
shift, the full-bridge CLLC converter achieves maximum 
efficiency using EPS control. Moreover, for full-bridge CLLC 
resonant converters with different parameters using different 
power semiconductors, the operating principle, the analytical 
modelling and the loss analysis of EPS control are similar, and 
the conclusion about the optimal ratio between the inner and 
outer phase-shifts is supposed to be the same. The correctness 
of the analysis and conclusion is effectively verified by a 
21.5V/400V, 200W GaN based CLLC resonant converter 
prototype. It is demonstrated that the optimized EPS control 
improves the efficiency over entire load conditions compared 
with the non- optimized, especially increased by 3.5% under 
20% load in comparison with D2=0.44D1. Moreover, the 
efficiency of optimal EPS control also outweighs the 
efficiency of PFM at heavy-load conditions because of the 
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